UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/521,586	09/26/2005	Joachim Roos	1533-1004	4031

466   7590   05/03/2007
YOUNG & THOMPSON
745 SOUTH 23RD STREET
2ND FLOOR
ARLINGTON, VA 22202

EXAMINER
VICARY, KEITH E

ART UNIT	PAPER NUMBER
2183	

MAIL DATE	DELIVERY MODE
05/03/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

PTOL-90A (Rev. 04/07)

	Application No.	Applicant(s)
Office Action Summary	10/521,586	ROOS ET AL.
	Examiner	Art Unit	
	Keith Vicary	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on <u>18 January 2005</u>.

2a)☐ This action is **FINAL**.   2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) <u>1-14</u> is/are pending in the application.

    4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) <u>1-14</u> is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☒ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on <u>18 January 2005</u> is/are: a)☒ accepted or b)☐ objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

    a)☒ All   b)☐ Some * c)☐ None of:

      1.☒ Certified copies of the priority documents have been received.

      2.☐ Certified copies of the priority documents have been received in Application No. _____.

      3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

    * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
    Paper No(s)/Mail Date <u>1/18/2005</u>.

4) ☐ Interview Summary (PTO-413)
    Paper No(s)/Mail Date. _____ .

5) ☐ Notice of Informal Patent Application

6) ☐ Other: _____ .

DETAILED ACTION

1. Claims 1-14 are pending in this application and presented for examination.

2. Claims 1-2, and 4-14 have been amended by a preliminary amendment filed 1/18/2005.

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

4. The disclosure is objected to because of the following informalities. Appropriate correction is required.

    a. "access points to sent requests," page 4, lines 23-24, should read "access points to send requests."

    b. The Swedish patent application numbers initially left blank in page 5, lines 15 and 28, should be filled in.

    c. "cokprising," page 1, line 2 in the title, should read "comprising."

Claim Objections

5. Claims 1 and 8 are objected to because of the following informalities. Appropriate correction is required.

    d. "wherein the method comprising the steps of," claim 8, line 5, should read "wherein the method comprises the steps of."

e.   "(140)," the reference number for the external device in claim 1, line 2,

should be crossed out.

Claim Rejections - 35 USC § 112

6.   The following is a quotation of the second paragraph of 35 U.S.C. 112:

> The specification shall conclude with one or more claims particularly pointing out and distinctly
> claiming the subject matter which the applicant regards as his invention.

7.   Claims 2-4, 6, 9-11, and 13 are rejected under 35 U.S.C. 112, second paragraph,

as being indefinite for failing to particularly point out and distinctly claim the subject

matter which applicant regards as the invention.

8.   Consider claims 2 and 9, the phrasing "the interface engine is adapted to send

the device control code to the external device, or the request output is based at least

partly on the device control code" is unclear. The examiner is interpreting this phrase to

be "the interface engine is adapted to send a request output to the external device,

wherein the request output is either the device control code or based at least partly on

the device control code."

f.   Claims 3-4 and 10-11 are rejected for failing to alleviate the rejections of

claims 2 and 9 above.

9.   Consider claims 6 and 13, the phrasing "the reply control unit is adapted to

receive an input control signal, *based on which* timing information for receiving the

external reply from the external device can be determined" and "sending to the reply

control unit an input control signal, *based on which* timing information for receiving the

external reply from the external device can be determined." It is unclear as to if a) the

sending of the input control signal to the reply control unit is in some way affected by the

timing information, or b) the timing information is determined from the input control

signal. The examiner is interpreting the phrasing to mean the latter.

Claim Rejections - 35 USC § 102

10.   The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that

form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

11.   Claims 1-14 are rejected under 35 U.S.C. 102(e) as being anticipated by Dorst

(20040098549 A1).

12.   Consider claim 1, Dorst discloses a processor comprising a programmable

pipeline ([0010], the processor receives, decodes, and executes user-program

instructions; a pipeline is inherent given these steps) and at least one interface engine

(figure 3, memory controller 1005, which includes interface circuitry 4010 as shown in

figure 4), adapted to be connected to at least one external device located externally of

the processor (figure 3 shows multiple memories 1015 external to the processor and

connected to the data processing block 3005, which includes the memory controller)

wherein the interface engine is adapted to receive a request from the programmable

pipeline ([0010], memory controller couples to the processor and to the memories, and provides communication between the processor and memories; it is inherent that this communication includes a request for data in a memory by the processor), to send to the external device a request output, based at least partly on the request (figure 6, control signals, explained further in [0045] and [0046]; it is inherent that which of the external devices gets the control signals is based upon the data address or other parameter in the memory access instruction), to receive an external reply from the external device ([0040], memory retrieves the data and makes it available through data bus 4020; the newly retrieved data is the external reply), and to send to the pipeline a response, based on the external reply, to the request (Figure 1, given the memory controller connects the processor and memories together, it is inherent that the retrieved data would be passed on to the pipeline).

13.   Consider claim 8, Dorst discloses a method in processor comprising a programmable pipeline ([0010], the processor receives, decodes, and executes user-program instructions; a pipeline is inherent given these steps) and at least one interface engine (figure 3, memory controller 1005, which includes interface circuitry 4010 as shown in figure 4), adapted to be connected to at least one external device located externally of the processor (figure 3 shows multiple memories 1015 external to the processor and connected to the data processing block 3005, which includes the memory controller) wherein the method comprising the steps of receiving a request from the programmable pipeline ([0010], memory controller couples to the processor

and to the memories, and provides communication between the processor and

memories; it is inherent that this communication includes a request for data in a memory

by the processor), sending to the external device a request output, based at least partly

on the request (figure 6, control signals, explained further in [0045] and [0046]; it is

inherent that which of the external devices gets the control signals is based upon the

data address or other parameter in the memory access instruction), receiving an

external reply from the external device ([0040], memory retrieves the data and makes it

available through data bus 4020; the newly retrieved data is the external reply), and

sending to the pipeline a response, based on the external reply, to the request (Figure

1, given the memory controller connects the processor and memories together, it is

inherent that the retrieved data would be passed on to the pipeline).

14.   Consider claims 2 and 9, Dorst discloses the request comprises a first request

code according to a first coding scheme (it is inherent that a data instruction such as a

load or store has parameter bits to indicate the address or memory module that needs

to be accessed; these bits correlate to the request code and its format to be recognized

is the coding scheme), the interface engine being adapted to execute a program ([0070]

and [0071] discloses using finite state machines, counters, and programmable registers

in order to implement the control circuitry for the memory controller and establish

relative timing relationships among control signals and address signals, which is in

effect executing a program), the execution being dependent upon the first request code

([0071] discloses that programmable registers provide a mechanism for timing among

control signals, and [0039] specifically discloses that the programmable registers store

read timing-parameters and write timing-parameters. Because [0042] discloses that

each memory may correspond to a respective register set, it is inherent that, once a

memory instruction occurs and its relevant parameters are sent to the memory

controller, the bits regarding the specific address or memory to be accessed are used in

some form to select the register with the timing-parameters relevant to that specific

address or memory. These timing-parameters are used by the finite state machine to

execute the program, as certain control signals are asserted at certain times to certain

memory because of the parameters/code of the memory instruction), and to obtain, as a

result of the execution of the program, at least one device control code, according to a

second coding scheme (succinctly stated in the third sentence of the abstract, the

interface circuitry communicates with the memory by providing a plurality of control

signals; as explained above, certain control signals, correlating to device control code,

are asserted at certain times as a result of executing the finite state machine that

correlates to the memory bring accessed. This second coding scheme is the code that

is outputted to the memory which controls the memory, as opposed to the first coding

scheme which is the code that makes up the instruction), in addition to which the

interface engine is adapted to send the device control code to the external device, or

the request output is based at least partly on the device control code ([0045], the

memory controllers control a wide variety of memories with the control signals described

in [0046]).

15.   Consider claims 3 and 10, Dorst discloses the device control code is an

operational code of the external device ([0046], the control signals serve to operate the

external device).

16.   Consider claims 4 and 11, Dorst discloses the program is stored in a microcode

memory included in the interface engine ([0070], finite state machine; it is inherent that

the finite state machine contains a register to store state variables, and the state

variables determine which control signals (in essence, microinstructions that control an

overall memory machine instruction) are outputted given that state).

17.   Consider claims 5 and 12, Dorst discloses the pipeline comprises a plurality of

access points ([0031], several processors may share a memory controller; each

processor is an access point), and the interface engine is adapted to receive a request

from at least one of the access points ([0031], several processors may share a memory

controller; each processor is an access point), the interface engine comprising a reply

control unit (figure 3, memory controller 1005 still) adapted to receive at least one

receiver ID signal related to the request, and to determine, based on the receiver ID

signal, the access point which is to receive the response (it is inherent that given a

plurality of processors sharing the same memory controller, a processor which requests

data from memory for itself would be the one to actually receive data. Because of this,

it is further inherent that there must be an ID signal, either explicitly given by the

processor identifying itself or implicit in that merely sending a memory instruction to the

memory controller is an implicit signal as the memory controller is capable of identifying

which processor sent that memory instruction, perhaps due to the pins at which it was

received on).

18.   Consider claims 6 and 13, Dorst discloses the reply control unit is adapted to

receive an input control signal ([0010], memory controller couples to the processor and

to the memories, and provides communication between the processor and memories; it

is inherent that this communication includes a request for data in a memory by the

processor; this request for data correlates to the input control signal, as the request for

data is inputted into the memory controller in order to control the memory into outputting

the data), based on which timing information for receiving the external reply from the

external device can be determined ([0071] discloses that programmable registers

provide a mechanism for timing among control signals, and [0039] specifically discloses

that the programmable registers store read timing-parameters and write timing-

parameters. Because [0042] discloses that each memory may correspond to a

respective register set, it is inherent that, once a memory instruction occurs and its

relevant parameters are sent to the memory controller, the bits regarding the specific

address or memory to be accessed are used in some form to select the register with the

timing-parameters relevant to that specific address or memory. These timing-

parameters are used by the finite state machine to execute the program, as certain

control signals are asserted at certain times to certain memory because of the

parameters/code of the memory instruction. One of these control signals, as seen in

Table 1 near [0053], is read-enable pulse-width, which is used to program the number

of cycles the read-enable signal remains asserted during read operations).

19.   Consider claims 7 and 14, Dorst discloses the pipeline comprises a plurality of

access points ([0031], several processors may share a memory controller; each

processor is an access point), whereby the number of access points adapted to send a

request to the interface engine can be adjusted ([0031], which first discloses that a

system may have more than one processor and more than one memory controller. It

then discloses that several processors *may* share a memory controller. If several

processors *may* share a memory controller, then it is possible that several processors

do not share a memory controller; and if a given processor is not able to access all

memory controllers, then it is apparent that they cannot send a request to that memory

controller either. Furthermore, because it is disclosed that several processors *may*

share a memory controller, or vice-versa, it is inherent that which is actually the case is

adjustable).

Conclusion

20.   Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Keith Vicary whose telephone number is (571) 270-

1314. The examiner can normally be reached on Monday - Friday, 8:00 a.m. - 5:00

p.m., EST.

   If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

   Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

KV
. kv

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100